

## REMARKS

Claims 1-14 and 25-31 remain in the application. Claims 15-24 have been canceled. Applicants affirm the election of the species of Group I, i.e., claims 1-14 and 25-31. Reconsideration of the application as amended is requested.

Claims 1, 2 and 7 stand rejected under 35 U.S.C. § 102(e) as being anticipated by Shino, U.S. Patent No. 5,256,894. Claims 3 and 4 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Shino in view of Chou, U.S. Patent 5,272,099. Claims 5, 6 and 8 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Shino in view of Chou, and further in view of Gardiner, U.S. Patent 4,354,309. Claims 9-14, 25 and 27-31 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Shino in view of Chou and Gardiner, and further in view of Yeh, U.S. Patent 5,840,607. Claim 26 stands rejected under 35 U.S.C. § 103(a) as being unpatentable over Shino in view of Chou, Gardiner and Yeh, and further in view of Hong, U.S. Patent 5,352,619. Applicants traverse the rejections because (i) there is no motivation or suggestion contained in the references to combine them, (ii) combining the references does not provide the invention as recited in the claims, (iii) the references teach away from the invention as recited in the claims and (iv) main intents of the references are destroyed in attempting to combine them to provide the claimed invention.

1 Shino does not teach a floating gate transistor. Shino teaches  
2 (col. 1, lines 6-11) a semiconductor device that includes a MOS  
3 transistor having a gate electrode formed as a layer of a refractory metal  
4 silicide formed over a polysilicon layer. A main intent of Shino is to  
5 obviate formation of bird's beaks (see, e.g., 410, Fig. 4C) due to  
6 differences in oxidation rate of the silicide and the polysilicon gate  
7 layers. This main intent is destroyed when the teachings of Shino are  
8 used to try to arrive at the limitations of applicant's base claims 1, 9  
9 and 25. One reason for this is that the metal silicide layers required  
10 by Shino are not used in floating gate transistors, obviating the bird's  
11 beak formation of Shino. It is improper to employ a reference in a  
12 fashion that destroys a main intent of the reference. For at least this  
13 reason, the rejection of claims 1-14 and 25-31 is defective and should be  
14 withdrawn.

15 Chou teaches a method for forming a transistor. In this method,  
16 the gate polysilicon is formed as two distinct layers 16 and 20  
17 (Figs. 3-5) having different doping characteristics. However, subsequent  
18 heat treatment is used "to cause the critical even distribution of dopant  
19 in layers 16 and 20" (col. 4, lines 7-16) resulting in a uniformly doped  
20 gate electrode 34 (Figs. 6-8; front page illustration). This main intent  
21 of Chou is destroyed in attempting to modify the teachings of Chou to  
22 arrive at the claimed invention. For at least this reason, the rejection  
23

1 of claims 3-6, 8-14 and 25-31 is defective and should be withdrawn, and  
2 these claims should be allowed.

3 Gardiner teaches (see Title, Abstract, Description of the Prior Art)  
4 that void formation in polysilicon gates is due to presence of dopants in  
5 the polysilicon and leads to unacceptably low yields. It is a main intent  
6 of Gardiner to improve yields by forming a first, undoped polysilicon  
7 layer adjacent the gate oxide and then forming a second, more heavily  
8 doped polysilicon layer atop the first layer (see Abstract; col. 1,  
9 lines 37-59; col. 2, line 54 through col. 3, line 13). Gardiner also  
10 teaches that the process is further improved when the second polysilicon  
11 layer has only a relatively moderate impurity concentration and a third  
12 layer 12 has a relatively heavy impurity concentration (col. 3,  
13 lines 38-43).

14 Gardiner thus teaches directly away from providing a greater  
15 impurity concentration in the first portion and a lesser impurity  
16 concentration in the second layer, as recited in all of applicant's claims.  
17 For at least this reason, the rejection of claims 5, 6, 8-14 and 25-31 is  
18 defective and should be withdrawn, and these claims should be allowed.

19 Moreover, it is a main intent of Gardiner to provide a sharply  
20 reduced impurity concentration in the first layer. Gardiner states (col. 2,  
21 lines 59-61) that "The intrinsic nature of the polycrystalline silicon  
22 layer 10 is critical to the present invention ...." and that (col. 3,  
23 lines 24-26) "The substantially intrinsic nature of the initial polycrystalline

1 layer 10 provides the important advantages of the present invention.”  
2 This main intent is destroyed in adapting the teachings of Gardner to  
3 arrive at the invention as defined by any of applicant’s claims. It is  
4 improper to employ a reference in a fashion that destroys a main intent  
5 of the reference. For at least this reason, the rejection of claims 5, 6,  
6 8-14 and 25-31 is defective and should be withdrawn, and these claims  
7 should be allowed.

8 Yeh teaches (see Title, Abstract, col. 2, lines 2-7 and 18-20; col. 3,  
9 lines 10-14 etc.) a floating gate structure formed from an undoped  
10 polycrystalline layer, a doped polycrystalline layer and an undoped  
11 polycrystalline layer. It is a main intent of Yeh to provide undoped  
12 polycrystalline silicon at both the top and the bottom of the floating  
13 gate. Yeh teaches (col. 1, lines 38-51) that doped polycrystalline silicon  
14 can degrade tunnel oxide layers and also that doped polycrystalline  
15 silicon oxidizes at a rapid rate, making it difficult to control oxide  
16 thicknesses grown on the doped polycrystalline silicon. Yeh teaches  
17 (col. 3, lines 25-31) that the smaller grain size of the bottom undoped  
18 layer reduces impurity diffusion from the middle doped layer and thus  
19 prevents degradation of the tunnel oxide layer.

20 Yeh teaches away from “forming a first layer of conductively doped  
21 semiconductive material over a semiconductive substrate; forming a second  
22 layer of substantially undoped semiconductive material over the first  
23 layer” as recited in claim 9. Yeh also teaches away from “forming a

1 first layer of polysilicon over a substrate to a first thickness; doping the  
2 first layer ..." as recited in claim 25.


3 Moreover, Yeh's main intent of providing undoped polycrystalline  
4 silicon at both the top and the bottom of the floating gate is destroyed  
5 in modifying the teachings of Yeh to arrive at applicant's claimed  
6 invention. It is improper to use a reference in a way that destroys a  
7 main intent of the reference. For at least these reasons, the rejection  
8 of claims 9-14 and 25-31 is defective and should be withdrawn, and  
9 claims 9-14 and 25-31 should be allowed.

10 Dependent claims 2-8, 10-14 and 26-31 are allowable as depending  
11 from an allowable base claim and for their own recited features which  
12 are neither shown nor suggested by any of the references of record,  
13 either singly or in combination with one another.

14 In view of the foregoing, allowance of claims 1-14 and 25-31 is  
15 requested. The Examiner is requested to phone the undersigned in the  
16 event that the next Office Action is one other than a Notice of  
17 Allowance. The undersigned is available for telephone consultation at  
18 any time during normal business hours (Pacific Time Zone).

19  
20 Respectfully submitted,

21  
22 Date: 8/24/99

23 By:   
Frederick M. Fliegel  
Reg. No. 36,138